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ABSTRACT 
This paper presents an improved driver circuit design for 
boost DC-DC converter applications. The circuit possesses 
the characteristics of low power supply and high speed and 
is, thus, suitable for portable equipment and mobile 
applications. The simulation results demonstrate that the 
design has achieved a low power voltage of I .OV, which is 
ideal for single battery applications. The operational 
frequency of the circuit can be as high as lMHz, which 
meets the increasing demand for high switch speed. Using 
Samsung Bipolar Process, this design has been prototyped, 
and the testing on chips confirms that the prototypes filly 
meet design specifications and are ready for commercial 
products applications. 
1. INTRODUCTION 
With the rapid development of portable electronic 
equipment and wireless products, high performance 
analogue devices have been becoming increasingly 
important for systems integration. As one of the most basic 
components in analogue VLSI, DC-DC converter circuit 
has been widely used in many applications that require low 
power supply and high switch frequency, such as 3G 
mobile phones, portable audioivideo devices, and other 
multimedia products. In this paper, a bipolar DC-DC 
converter driver circuit that targets at single battery power 
supply applications and provides the capability of 
megahertz switch speed is presented. It features a 
minimum power supply voltage of 1.OV and is able to 
operate at a frequency as high as IMHz. 
The rest of the paper is organised as follows. In section 
2, conventional bipolar DC-DC converter driver structures 
are briefly described. Section 3 presents improved circuit 
design and performance analysis in detail. In section 4, 
simulation results of the circuit are given in terms of 
minimum power supply, maximum operational frequency 
and output transition times. Finally, conclusions are drawn 
in section 5. 
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2, DC-DC CONVERTER DRIVER STRUCTURES 
Bipolar DC-DC converter drivers are frequently used to 
generate the output voltage and current with desired 
performance. Among the most popularly used driver 
structures are emitter follower driver and Totem pole 
output driver. Figure 1 shows a typical principle structure 
of an emitter follower driver [ I ] ,  in which VoH and VoL are 
output high level and output low level, respectively; IoMM 
is maximum output current; and trW and rrHL are output 
low-to-high transition time and output high-to-low 
transition time, respectively. 
Figure I .  A typical emitter follower driver 
(a). Principle circuit 
(b). Equivalent circuit of output high level 
(c). Equivalent circuit of output low level 
From this structure, the following equations can be 
easily derived 
yet/ 5 VDD - VkQl (1) 
VOL 2ov ( 2 )  
 MA, -- PL (3) 
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( 5 )  
VOH 
VOL 
trHL = ReqCL In - 
where C, is the equivalent output capacitance of the driver 
and Req is Thevenin equivalent resistance of the output 
node of the driver [2J Consider that the switch transistor 
QSw is NPN type, we have 
VOH 2 VkQSW (6) 
By combining the equations (1) and (6), the equation 
below can be obtained 
(7) 
Thus, the minimum power supply voltage of the driver is 
approximately 1.4V. Here, since the R, usually has a 
considerable value, the tTHL is relatively long. 
A typical structure of Totem pole output driver is 
shown in Figure 2 [3]. 
Vo0 2 VbeQSw + Vbcp, = 0.7 +0.7 = 1.4Y 
Figure 2. A typical Totem pole driver 
(a). Principle circuit 
(b). Equivalent circuit of output high level 
(c) .  Equivalent circuit of output low level 
Similar to the analysis of the emitter follower driver 
given above, the output characteristic equations of Totem 
pole structure are as follows. 
VOH 5 V D D  - L Q l  (8) 
VOL 2 VCESATQe3 (9) 
IOMAX = P L  (10) 
where VCEsATg3 is the saturation voltage of the transistor 
Q3. Assume that the base currents of the transistors QZ 
and Q3 are the same; the tTHL of this circuit can be derived 
Similarly, considering that the switch transistor Qsw is 
NPN type and combining the equations (6) and (8), the 
minimum power supply of Totem pole driver can be easily 
expressed as 
(1 3) roo 2 VhePsW + Vb,o, = 0.7 + 0.7 = 1.4V 
Therefore, both emitter folfower driver and Totem pole 
driver have the same minimum power supply voltage 
(VDD), the same maximum output current and the 
same output low-to-high transition time (tTLH). However, 
Totem pole driver has improved output high-to-low 
transition time (tTHL) over emitter follower driver, because 
this time is no longer relevant to Re, in the structure. 
3. IMPROVED DC-DC CONVERTER DRIVER 
In order to enhance performance o f  the DC-DC converter 
drivers described in section 2, the improvements on these 
traditional structures have been made in two aspects. First 
of all, to reduce the minimum power supply voltage, the 
transistor Q! in the Figure I has been replaced by a PNP- 
type transistor, as shown in Figure 3. 
Figure 3. VDD improvement of DC-DC converter driver 
(a). Principle circuit 
(b). Equivalent circuit of output high Ievel 
(c). Equivalent circuit of output low level 
From the circuit, the output high level of the driver is 
given below 
where VcEsATg, is the saturation voltage of the PNP-type 
transistor 81. By combining the equations (6) and (14), 
the minimum VDa is obtained 
J%H = GLI - JLXATQl (14) 
V,, 2 Vbeesw + V,,E.,TQ, = 0.7 + 0.3 = t .OV (1 5) 
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Clearly, this reduced minimum VDD suits single battery 
applications. 
When the output of the circuit is high level, i.e., during 
VoH, the PNP-type 81 operates in saturation region and 
both its base-emitter junction and base-collector junction 
are forward biased with very low resistance. As a result, 
the maximum output current IoMAx of the driver is 
determined by the maximum output current capability of 
the Q I ,  which is largely dependent upon fabrication 
process [4]. 
Once the QI is saturated, its collector has very low 
equivalent resistance, and therefore output voltage rises up 
very rapidly and the rising time spent is negligible [4]. 
Consequently, the output low-to-high transition time tTLH is 
decided by the time the &I enters into saturation. Usually, 
in order to have high output current capability, the area of 
the QI has to be big enough. This leads to large parasitic 
capacitance, and hence the time the QI enters into 
saturation is prolonged. 
When the output of the circuit is low level, i.e., during 
VoL, the equivalent circuit of the output low level is the 
same as the Figure 1 (c),  and, therefore, the output high-to- 
low transition time trHL is still expressed by the equation 
(5). Again, due to the large Reg, the t ,  is relatively long. 
In order to reduce both tTLH and tTHL, further 
improvement on the circuit of the Figure 3 has been made, 
as shown in Figure 4. This is described below. 
, 1 vdd 
Iomax 
Figure 4. Improved DC-DC converter driver 
(a). Principle circuit 
(b). Equivalent circuit of output high level 
(c). Equivalent circuit of output low level 
To reduce tTLH, the transistor Q.5 is introduced, which, 
together with Ql, forms a positive feedback. The feedback 
significantly accelerates the Ql 's  speed entering 
saturation, thus reducing the low-to-high transition time of 
output voltage. 
As indicated in the section 2, Totem pole structure has 
improved tTHL over emitter follower structure. In the 
Figure 4, the transistors Q2 and Q4 are introduced to 
incorporate Totem pole structure into our design. The 
result is  that the trHL of the circuit can be reduced and 
given as follows 
Ideally, the two inputs I M f  and IN2 of the circuit 
should be the same, but in practice, it is difficult to keep 
them identical. In order to have correct logic sequence at 
output, the relationship between INf and IN2 has to be 
specified, as shown in Figure 5,  and has the following 
features [ 5 ] .  
If INI is low level, output must be low level. 
When IN1 becomes high level, output may still be low 
level if IN2 is low level. Output becomes high level 
only if IN2 goes high level before IN1 does. 
Once output is high level, as long as IN1 remains high 
level, output will be high level even if IN2 changes 
from high level to low level. This is because that the 
self-lock feature of the positive feedback formed by 
the QI and Q5 keeps output at high level. 
Figure 5. Relationship between I M l ,  IN2 and output 
In a word, as long as the change ofZN2 from low level 
to high level is ahead of INI ,  corresponding to the input 
sequence of the INI, the circuit will be able to produce 
required output sequence. 
4. SIMULATION RESULTS 
To evaluate the performance of  the designed circuit, the 
simulations based on the Samsung Bipolar Process BCH4 
model have been carried out. The results of HSPICE 
simulation suggest that the minimum power supply, under 
which the circuit functions properly, is I.0V. This 
achieves the design specification of single-battery 
applications (less than 1.2V). When the input sequences of 
IN1 and IN2 are as described in the Figure 5 ,  the output 
voltage Vo and the output current Io can be obtained, as 
shown in Figure 6. Here, when the circuit operates at 
lMHz frequency, integrity of the output signals is kept 
very well. This demonstrates fast switching capability of 
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the circuit. 
Through the simulations, the main parameters of the 
output signals are also obtained. The maximum output 
current Io- is 10.3mA. The output low-to-high transition 
time tTLH is 20,3ns and the output high-to-low transition 
time tTHL is 39.4ns. 
-20m "j 10- 
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Figure 6. Simulation results of improved driver circuit 
This adjustment practically minimises the static power 
consumption of the circuit and further reduces the low-to- 
high transition time of output. In the Figure 7, Q7Q6:Q/ 
= 4:1:10 is the ratio of the emitter areas between the 
transistors Q7, Q4 and el. The tests carried out on 
prototype chips suggest that the chips hnction correctly 
and h l l y  meet specifications of design. 
6. CONCLUSIONS 
Based on traditional emitter follower driver and Totem 
pole driver, a bipolar driver circuit with low power supply, 
high switch speed, and reduced output. transition times has 
been designed for boost DC-DC converter applications. 
The circuit analysis and simulation results show that while 
the improved circuit can effectively operate at 1 .OV power 
supply and at lMHz Erequency, its output also has a low- 
to-high transition time of 20.3ns and a high-to-low 
transition time of 39.411s. Therefore, the circuit design 
presented in this paper is particularly suitable for the 
wireless and portable equipmentfdevices powered by 
single battery and operating in a wide range of frequency. 
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